



Engineering of microfabricated ion traps and integration of advanced on-chip features

Zak David Romaszko, Seokjun Hong, Martin Siegele , Reuben Kahan Puddy, Foni Raphaël Lebrun-Gallagher, Sebastian Weidt and Winfried Karl Hensinger 

Abstract | Atomic ions trapped in electromagnetic potentials have long been used for fundamental studies in quantum physics. Over the past two decades, trapped ions have been successfully used to implement technologies such as quantum computing, quantum simulation, atomic clocks, mass spectrometers and quantum sensors. Advanced fabrication techniques, taken from other established or emerging disciplines, are used to create new, reliable ion-trap devices aimed at large-scale integration and compatibility with commercial fabrication. This Technical Review covers the fundamentals of ion trapping before discussing the design of ion traps for the aforementioned applications. We overview the current microfabrication techniques and the various considerations behind the choice of materials and processes. Finally, we discuss current efforts to include advanced, on-chip features in next-generation ion traps.

The trapping of atomic ions in confining electric fields in vacuum was first conceived and demonstrated by Wolfgang Paul and Hans Georg Dehmelt, earning them a share of the 1989 Nobel prize in physics^{1,2}. An ion isolated in this way can be extremely well decoupled from its environment and thus cooled to very low temperatures through laser techniques (such as those in REF.³). The extreme isolation and low thermal energy mean that the energy levels of the laser-cooled ion are highly stable and well resolved, with quantum states that have been observed to remain coherent over several minutes^{4,5}. These properties, along with the ability to prepare and detect the quantum states and generate high-fidelity entanglement between trapped ions, make trapped-ion systems particularly well-suited for experiments that require the precise control of well-defined quantum systems, such as atomic clocks⁶, quantum sensors⁷, quantum simulators^{8–11}, mass spectrometers^{12–14} and quantum computers^{15,16}.

The traditional ion-trap design introduced by Paul, the Paul trap, uses oscillating (RF) voltages to create potential minima in up to three dimensions (FIG. 1), which, when combined with static d.c. fields, are able to confine the ion to a certain position in space¹. With numerous applications of trapped ions comes the desire to greatly increase the number of ions while maintaining (and in some cases increasing) the precise control over the position of individual ions. Quantum computing is a good example in which many approaches to scalability require such a level of control^{17–19}. The precise control

of the ion positions requires a considerable reduction in the size and an increase in the number of control electrodes, making the early type of Paul traps, consisting of mechanically machined 3D electrode structures, unsuitable²⁰. Instead, microfabrication methods allow the realization of the feature sizes, reproducibility and mass producibility needed for such devices. This led to an early prototype, in 1999, which was made with laser-machined, gold-on-alumina wafers²¹. It was followed in 2006 by monolithic ion microchips that were lithographically patterned^{22,23}. While quantum computing provided the initial motivation for using microfabricated devices in ion traps, other trapped-ion technologies took advantage of these developments. For instance, lithographic methods contributed to the realization of a compact ion-trap package for portable atomic clocks^{24,25}, and also quantum simulations in 2D lattices with micrometre-scale separation between ions^{26,27}.

These ‘trap-on-chip’ devices use established fabrication techniques from the semiconductor and micro-electro-mechanical system (MEMS) industries to realize micrometre-scale architectures in both 2D (surface traps)^{23,28} and 3D configurations^{22,29}. Another set of well-established techniques, also highly prevalent in modern electronics, comes from complementary metal–oxide–semiconductor (CMOS) technology and has been used to successfully fabricate an ion trap³⁰. These methods have allowed the creation of reliable ion traps using established processes, giving trapped ions a prominent position in quantum technologies.

Sussex Centre for Quantum Technologies, Department of Physics and Astronomy, University of Sussex, Brighton, UK.

 e-mail: w.k.hensinger@sussex.ac.uk

<https://doi.org/10.1038/s42254-020-0182-8>

Key points

- Trapped atomic ions are a highly versatile tool for a wide variety of fields from fundamental physics to quantum technologies.
- Ion traps use electric and magnetic fields to provide 3D confinement of ions in free space. Ion traps can be fabricated with greater ease by using a surface electrode structure integrated within a microchip.
- The realization of several quantum technologies that use trapped ions requires the integration of advanced features such as optics and electronics into such a microchip, either within a monolithic structure or through multi-wafer stacking.
- Development is in progress concerning the integration of multiple features, especially in terms of the compatibility of fabrication processes, chip modularity, functionality and exact specifications of the desired features.

In addition to the miniaturization of ion traps, the integration of peripheral components, such as photodetectors³¹ and digital-to-analogue converters (DACs)³² into the ion trap is also of great interest because it allows the creation of compact devices and stand-alone trap modules, and has the potential to reduce electrical noise³³. The integration of peripheral components is also critical to large-scale quantum computing with trapped ions where stand-alone modules are a key ingredient of scalability^{18,19}.

To create a quantum computer with enough qubits to perform interesting operations, the ability to connect different individual modules is required. Two methods that address this connectivity have been proposed. One scheme^{18,34} uses photons emitted by ions in separate modules to create inter-module entanglement. Another method¹⁹ relies on shaping electrodes in such a way that when neighbouring modules are closely aligned, ions can be transported from one module to another by electric fields.

This Technical Review overviews the state-of-the-art of microfabricated ion traps, including efforts to integrate advanced features such as optical components and electrical devices. For further discussion of ion-trap supporting hardware, and other ion-trap fabrication methods, we suggest REFS^{35–40}.

Ion-trap geometries

In this section, we discuss basic ion-trap geometries for top-layer electrode design, and the geometrical considerations for ion transport and advanced ion-trap designs. The basics of ion trapping are covered in BOX 1, and a typical experimental setup is described in BOX 2. The evolution of ion-trap geometries is discussed in BOX 3.

Basic principles of five-wire geometry. Panel c of the figure in BOX 3 shows a simplified planar view of a surface ion trap in a symmetric, five-wire geometry. An RF voltage is applied to a pair of linear electrodes while all the other electrodes are held at RF ground. The ponderomotive potential generated by the RF voltage confines ions parallel to the z axis at a height given by the widths of the RF and central ground electrode. Assuming infinitely long rails, the zero potential line from the RF (that is, the RF nil) can be expanded along the longitudinal direction, and the axial position of the ions can be determined by static electric fields only. To generate the static electric field required for trapping or shuttling the ions in the axial direction, a calculated d.c. voltage set is applied to the segmented electrodes^{41,42}.

The five-wire electrode geometry of surface ion traps has been analytically modelled in numerous studies^{28,43,44}, including the modelling of electrostatics due to gaps between electrodes⁴⁵. The widths of the RF and ground (denoted a and b , respectively, in panel c of the figure in BOX 3) electrodes in a gapless, five-wire geometry can be used to determine the trap depth, ψ_E , and ion height, h_{RFnil} (REF. 43):

$$\psi_E = \frac{e^2 V^2}{\pi^2 m \Omega^2} \frac{b^2}{(a+b)^2 + (a+b)\sqrt{2ab+a^2}}, \quad (1)$$

$$h_{\text{RFnil}} = \frac{\sqrt{2ab+a^2}}{2}, \quad (2)$$

where the trap depth is the difference in the ponderomotive potential between the RF nil and the escape point (that is, where the energy of the ion is larger than the trapping potential), and Ω , e , m and V indicate the RF drive frequency in Hertz, elementary charge in Coulombs, ion mass in kilograms and RF voltage amplitude in volts, respectively.

A high trap depth is required to trap ions for a long time. For a low heating rate due to ion motion, a large ion–electrode distance is required. These parameters cannot be optimized simultaneously (especially given differing scaling laws), and compromises are determined by considering the constraints given by the specifics of the experimental setup^{46,47}. It has been analytically demonstrated⁴⁷ that a ratio of RF and ground-rail widths of $b/a = 3.68$ provides a maximized trap depth. However, this wide ratio increases the distance between the outer d.c. electrodes and the trapped ions, thus reducing d.c. confinement. A solution to this replaces the central ground electrode with segmented d.c. electrodes, allowing for a minimized ion–electrode distance⁴², but because of fabrication constraints, this is not always achievable. This balancing act is commonplace in ion-trap design and can depend heavily on the purpose of the experiment and voltage range available on the electrodes. The longitudinal (axial) direction is not usually considered during simple RF electrode design, since its properties are mainly determined by d.c. voltages.

Rotation of the principal axes. In a typical experimental setup with a surface ion trap, the allowed laser paths are limited to the direction parallel or perpendicular (through a vertical hole penetrating the substrate⁴²) to the surface of the trap chip. To be able to effectively Doppler-cool an ion in all motional directions (principal axes), the laser path must interact with all the principal axes. This is achieved by rotating the principal axes of motion (FIG. 1). The rotation can be achieved by tilting the total electric potential at the ion position. The rotation angle can be calculated from the eigenvectors of the Hessian matrix of the total electric potential. To tilt the potential, there are two commonly used methods. The first approach uses RF rails of different widths, which rotates the potential^{23,44,48}. The second method uses asymmetric d.c. voltages applied to

RF nil

Also known as RF null. The minimum energy of the RF pseudopotential, which gives the ion's position in an RF field.

Hessian matrix

Matrix of second-order partial derivatives, in this case derivatives of the total potential seen by the ion.




Fig. 1 | **Method of rotating the principal axis by angle θ using a six-wire surface trap design⁴¹.** The arrows indicate the principal axis in the radial directions. The relative sign of the voltage to achieve the rotation is indicated on the d.c. electrodes. The length scale indicates typical dimensions of the electrodes, but these can vastly differ depending on the desired ion height and trap parameters. The central contour plot shows the total potential, ϕ_{tot} , created from the superposition of the RF pseudopotential and the d.c. rotation potential created by asymmetric voltages on d.c. electrodes. **a** | The RF pseudopotential. **b** | The d.c. rotation potential. Blue and red contours indicate low and high potentials, respectively. The dashed white square indicates the corresponding regions of the two insets **a** and **b**.

‘rotation’ electrodes. Rotation electrodes can be introduced by replacing the central ground electrode in a five-wire geometry with two electrodes that occupy the same space, creating a six-wire geometry. As this will move the ion out of the RF nil, additional voltages are applied to the control electrodes (FIG. 1) and are required to compensate for non-zero fields^{41,49}. Asymmetric RF electrodes were initially used for surface traps, until proposals were made to rotate the principal axes by using d.c. voltages instead. The use of asymmetric d.c. voltages applied to these electrodes became a popular approach since it could easily achieve an ‘out-of-plane’ principal axis angle of rotation of $\theta = 45^\circ$, allowing for all degrees of freedom to be addressed by a planar laser path⁴¹.

Design for ion transport and quantum simulation. Some applications, especially quantum computation, require the ability to move ions in a trapping potential such that certain operations are only performed on particular ions. In general, there are four types of operation required: linear shuttling, junction shuttling, and separation and combination of ion crystals. These operations are carried out by using time-dependent voltages applied to control electrodes located on the trap. The optimal geometries of these electrodes (in relation to electrode–ion distance) for operations such as linear shuttling and ion crystal (re)combination have been discussed elsewhere^{43,47}. These transport operations have been reliably demonstrated with high fidelity^{50–54}, based on theoretical work^{55–57}.

Whereas linear shuttling operations can be performed using the types of ion traps previously discussed,

junction shuttling and, by extension, ion trapping in 2D grids or planes require several modifications. Arrays of trapping zones arranged in a 2D plane were proposed in REF.¹⁷ and expanded towards an industrial blueprint for quantum computing¹⁹. The realization of ion transport through a junction was demonstrated in a T-junction ion-trap array⁵⁸. Subsequent studies identified optimal geometries for ion-trap arrays in which linear regions are connected to others through junction nodes^{59,60}. At the centre of a junction node, three (T-junction⁵⁸ or Y-junction⁶¹) or four (X-junction⁶²) branches of linear rails join together, making the assumption of an infinitely long rail no longer valid. Consequently, the uniform extension of the RF nil along the axial direction terminates at some point (FIG. 2). Changes in the ion’s secular frequencies or the transport over a gradient in the pseudopotential, such as that caused by a junction, can lead to the motional heating of the ion^{62,63}. To minimize these effects, optimized geometries have been introduced to improve junctions^{60,64,65}. Most of these optimized geometries are created using iterative optimization methods such as a genetic algorithm. Through these designs, a number of successful experimental results of junction transport have been reported^{61,62,66}, achieving 10^5 consecutive transports with Doppler cooling and 65 without⁶⁴. Furthermore, preservation of quantum information during trapped-ion transport has been demonstrated with 99.9994% state fidelity⁵⁴.

The previous designs are used for generic ion traps, but for quantum simulations 2D ion lattices of stationary

Fidelity

The reliability of a certain operation. For a fault-tolerant quantum computer, the fidelity of every single operation must be above the relevant fault-tolerant threshold (99%).

Node

An established fabrication method that uses fixed fabrication methods to create structures. These can be characterized by feature size, materials, voltages and many other aspects.

Pseudopotential

An effective potential that accounts for the ion’s motion in an oscillating electric field.

Box 1 | Ion-trapping basics

The application of an RF voltage to the ion-trap electrodes creates a trapping potential. In addition, d.c. voltages produce a static field that confines the ion in the axial direction¹. This can be expressed as

$$\varphi_{\text{tot}}(x, y, z, t) = \varphi_{\text{d.c.}}(x, y, z) + \varphi_{\text{RF}}(x, y, z) \cos(\Omega t), \quad (3)$$

where φ_{tot} , $\varphi_{\text{d.c.}}$ and φ_{RF} are the total, d.c. and RF potentials, respectively, and Ω is the frequency at which RF is being driven.

The equations of motion for a particle of mass m in a Paul trap are given by

$$\ddot{x} + \frac{e}{m r_0^2} (\varphi_{\text{d.c.}} - \varphi_{\text{RF}} \cos(\Omega t)) x = 0.$$

where r_0 is the distance from the centre of the trap to the RF electrodes. These equations can be written in the form of the Mathieu equations

$$\frac{d^2 i}{d\zeta^2} + (a_i - 2q_i \cos(2\zeta)) i = 0,$$

where a_i and q_i are the stability parameters in a direction i . Only a small subset of these parameters provide stable trapping. These are given by the Floquet theorem¹⁴⁷. In the regime where $1 > q_i \gg a_i$, the ion's motion can be characterized in two ways: 'secular motion' and 'micromotion'. Secular motion is the motion due to the curvature of the electric potential. This motion is often used to implement coupling between spin and motion¹⁴⁸. Micromotion is an often unwanted part of the ion's motion and can be split into two forms: intrinsic and extrinsic micromotion. The latter is caused when the ion is not in the RF nil (because of an external field contribution) and hence is subject to an additional, oscillatory component of motion. This can be compensated for by moving the ion to the RF nil. Intrinsic micromotion is the result of the ion's secular motion causing an effective offset of the RF nil in which the ion moves with an additional motion at the drive frequency Ω . This occurs even at the RF nil and cannot be compensated for entirely (see REF.¹⁴⁹ for a detailed discussion of micromotion).

ions (with small inter-site distances) can be beneficial. Ion traps to create these lattices have been successfully fabricated as mechanical structures⁴⁶, and subsequently as a microfabricated ion-trap chip²⁶. A useful tool was introduced in REF.⁶⁷ for creating geometries required for close lattice sites. With this tool, lattice geometries have been fabricated with close, inter-site distance and multiple degrees of freedom per site^{27,68}. The tool has also been used to investigate bi-layer ion traps that can be used to achieve stronger coupling between adjacent sites than with lattices fabricated on surface ion traps⁶⁹.

Numerical simulation tools. As the scope of ion-trap experiments has evolved, so have the requirements of the ion traps themselves. Such requirements include the introduction of vertical holes penetrating the substrate for additional access for laser light or atomic flux to the ion position⁷⁰, or the split rotation rails and the junction geometries already discussed before. For those geometries, analytical methods are no longer viable, and therefore numerical simulations of the electric fields are essential for designing electrodes. In the early days of surface traps, the boundary element method was used to simulate simple geometries, with a single electrode layer⁷¹, owing to the limited computational resources available. Advances in computational power meant that the finite element method became a viable simulation tool. Geometries with greater complexity, including structures for schemes with oscillating magnetic field gradient, are routinely modelled and optimized using

this method^{65,72,73}. The X-junction device in FIG. 2 has been optimized to reduce the pseudopotential gradient, which, in turn, reduces the motional heating rate, \bar{n} , during ion transport⁶⁴.

Microfabrication techniques

The semiconductor industry revolutionized the creation of miniature electronic devices by using patterned conducting and insulating materials, the most common example being CMOS. Key to this success are highly reliable and reproducible processes using well-established fabrication facilities (foundries). Microfabricated ion traps have been made in such foundries^{30,32}. However, some ion-trap-specific requirements necessitating structures that do not use established processes (such as formation and subsequent patterning of thick dielectric layers) or materials (such as gold and copper) are not possible in many foundries. As a result, modern ion-trap fabrication borrows techniques from different microfabrication technologies, such as MEMS, with the ultimate goal of achieving reproducible processes such as those used in CMOS. Problems of anomalous heating are addressed in BOX 4.

General considerations for microfabrication of ion-trap chips. Critical features that should be considered when designing ion-trap chip structures, and their required fabrication processes, are as follows.

- The electrodes should be able to sustain a RF voltage suitable for that ion species (heavier ions require larger voltages). A higher RF voltage allows trapping of ions further from the chip surface, reducing the effects of the electric field noise and laser scattering from the chip surface. In addition, higher voltages can allow higher trap depths and secular frequencies.
- Coupling of the RF field into the substrate should be minimized to prevent power loss and heating of the device⁵⁹.
- The area of dielectric exposed to the trapped ions should be minimized. In general, any dielectric should be sufficiently shielded such that electric fields from trapped charges on the dielectric are not felt by the ion. This is because factors such as ultraviolet (UV) lasers incident on dielectric surfaces can generate time-varying, stray charges in the dielectric^{74–76}, which in turn cause unwanted, time-dependent, ion displacements.
- All the materials, including various deposited films, should be compatible with ultra-high vacuum (UHV) environments. The chip should also be able to withstand processes required to achieve UHV such as baking and cryogenic temperatures.
- There must be unobstructed optical access between the laser sources, detectors and ions. This requires, for example, that wirebonds do not impede the optical path.
- Exposed surfaces should be contaminant-free to the greatest extent possible, to reduce the anomalous heating of ions^{77,78}. In addition, a lower surface roughness reduces unwanted laser scattering and has also been suggested to reduce anomalous heating at cryogenic temperatures⁷⁹.

MEMS

Micro-electro-mechanical systems combine electrical and mechanical features in a fabricated device. The sizes of the features used often make the processing similar to ion traps.

CMOS

Complementary metal–oxide semiconductor is a material structure that is used to make digital logic circuits. This is a mature industry that produces highly reliable structures in high quantities.

Substrate materials. Designing a fabrication process for ion-trap chips starts with the selection of layer materials, since the number and dimensions of thin film layers can greatly change the complexity of the entire process. Dielectric and conductive (or semiconductive) substrates have their own distinct advantages and disadvantages. Dielectric substrates allow a simple fabrication process and low power loss and heat in the substrate. However, accurate bulk micromachining of dielectric substrates for introducing vertical penetration holes and buried metal layers can be difficult. Another concern is that exposed dielectric surfaces can trap charges, causing stray electric fields⁷⁴.

Silicon is the most widely used material in modern semiconductor technology and has the advantage that it can be used in many processes that are not compatible with insulating substrates. It is, however, very lossy in the mid-range resistivity (10^2 – 10^4 Ω cm) for RF frequencies⁸⁰. To compensate for this, the simplest and most widely used method is to place an additional metal layer referred to as a ‘ground plane’ (M1, FIG. 3) between the

RF electrode and the substrate. Although this adds complexities to the fabrication of silicon ion-trap chips, it is widely adopted as it almost guarantees the successful shielding of the substrate from RF dissipation. Another approach is to use substrates with either very high or very low resistivity⁸¹. In this case, the temperature dependence of the silicon resistivity should be considered: at cryogenic temperatures, silicon can even act as an insulator⁸².


Standard fabrication processes for ion traps. A typical fabrication process for a silicon-based, surface ion-trap chip is shown in FIG. 3. The trap consists of a ground layer (M1), an electrode layer (M2), and two dielectric layers (D1 and D2) that are used to electrically isolate the conducting layers and the substrate. When using an insulating substrate, a simple ion trap can be created by using M2 only, and its formation is similar to that of M2 described in this section. The process starts with the deposition of a dielectric layer on the silicon substrate, which insulates the ground

Box 2 | An ion-trap experimental setup

In a typical experimental setup, the ions are trapped in an ultra-high vacuum (UHV) chamber with feedthroughs to connect the ion trap to supporting electronics and viewports for optical access. An atomic oven with a small aperture produces a flux of atoms parallel to the trap surface¹⁵⁰; a laser ionizes the atoms¹⁵¹. The atomic flux can lead to unwanted surface coating, and many efforts have been made to reduce this, for example, by loading through a hole in the trap itself⁸¹.

To initially cool the ions, Doppler cooling is used¹⁵². When Doppler cooling, all three directions of motion must be considered to effectively reduce the ion motion. To cool the in-plane directions of motion, the laser is typically positioned parallel to the surface, at a 45° angle with respect to the x and y directions of motion to have cooling components in both. The z motion can be effectively cooled by rotating the principal axis, using the methods discussed in the main text. Additional lasers and laser paths may be required to perform laser-based quantum logic operations¹⁵³.

An important consideration for ion trapping is optical access to the ions. Wirebonds are often used to connect the trap to a supporting printed circuit board. If the wirebonds are in the path of a laser, unwanted scattering will occur, which will seriously affect the ability to perform experiments. Scattering also occurs because of the divergence of a planar laser beam, scattering off the surface of the trap. Some surface ion traps have been especially developed to reduce this scattering by including an optical access hole that allows laser access through the trap⁴⁹. To image the ion, external optics, combined with charged-coupled devices and photomultiplier tubes, are used. These sensors and optics are typically outside the vacuum system, but efforts are being made to integrate the required technology for the detection of ions into the ion-trap structure.




Box 3 | Evolution of ion-trap structures

The first Paul trap (panel a of the figure) used hyperbolic electrodes in a 3D configuration¹. With this structure, the isolation of a single ion¹⁵⁴ and the demonstration of a quantum logic gate¹⁵⁵ were performed. However, the structure could only trap a single ion without considerable micro-motion, which limited the measurement accuracy of atomic resonances. To address this limitation, the linear Paul trap was developed^{156,157}. These traps consist of four machined rods assembled in parallel to confine ions radially, and two end-cap electrodes to confine them axially¹⁵⁸ (figure, panel b). One of the most important characteristics of this linear trap is that ions in the same string share their motional modes.

High voltages (>1 kV) can be applied to the four-rod trap, which allows the creation of deep trapping potentials while maintaining stable trapping parameters. The electrodes are sufficiently far from the ions to minimize the effects of electrical noise from the electrodes. Segmenting the rods allows axial control of the trapping potential, so these traps are used in experiments with ion chains in situations that do not require microfabricated devices^{159–162}.

Several quantum computing architectures^{17,19,163,164} require reliable, reproducible devices and precise control over the ion's position, the latter being realized with more electrodes of smaller size. To address this, lithographic techniques from the semiconductor industry were used to fabricate ion traps^{22,165}. These traps reproduced the four-rod structure on a micrometre scale, but the vertical distance between the electrodes was inevitably limited by the technical capability of thin-film processes. A solution was proposed²⁸ and subsequently demonstrated²³: a direct projection of the rods onto a single plane, resulting in a five-wire geometry. This trap lays two RF electrodes and three ground (GND) electrodes alternately, as shown in the figure, panel c. Here *a* and *b* represent the widths of the ground and RF electrodes respectively, and the yellow arrows indicate the electric field when the RF electrode has a positive voltage applied. This chip structure is referred to as a surface electrode trap (or surface trap) and has become the most widely used geometry for microfabricated ion-trap chips.

Advances in fabrication technologies have allowed more complex designs to be pursued^{17,26,27,29,61}.



plane from the substrate. A 1–2 μm layer of either SiO₂ or SiN_x is used for this and is typically grown by plasma-enhanced chemical vapour deposition or as a thermal oxide. A ground plane, M1, is deposited on the D1 layer (FIG. 3) using any UHV-compatible conductive material such as Au, Al or Cu. This is commonly a layer 1–2 μm thick, either sputtered or evaporated onto the device. When developing chips with vertical interconnect access ('vias') to improve electrode routing, these thin insulating and conducting layers can be stacked multiple times⁸³. Since high RF voltages applied between the electrodes and ground plane are desirable in surface ion traps, the D2 layer separating the two metal layers should be thick to maximize the voltage at which electrical breakdown occurs. Thus, the thickness of the D2 layer is generally of the order of 10 μm, with the deposition and etching of this layer usually being the most difficult steps throughout the entire ion-trap fabrication process (FIG. 3). This is because such vertical dimensions are generally not covered by conventional semiconductor processes, which also limits the material choice for the dielectric layer to plasma-enhanced chemical vapour deposition SiO₂ or SiN_x. A polymer-based, spin-on dielectric has been demonstrated⁸⁴ for ion-trap fabrication, which allowed for thick dielectric layers. The deposition of the top metal layer (M2) can be performed by using conventional microfabrication processes including electroplating, sputtering and evaporation (FIG. 3), and can be patterned using plasma dry-etching (FIG. 3). Because the top layer is directly exposed to the trapped ions, more factors should be considered when selecting the electrode material.

Gold is one of the most widely used materials for the top metal layer, owing to its extremely low oxidation rate. However, since gold is not compatible with many conventional microfabrication techniques, a thin gold layer can be deposited on aluminium electrodes as a final step⁸⁵. The final step etches the dielectric layer in both the vertical and lateral directions to reduce the effect of charges trapped on the dielectric surface. The vertical etching of the thick dielectric layer (FIG. 3) uses the electrode pattern as a mask, and reactive ion etching. This is followed by isotropic wet or gas etching of the dielectric sidewalls (FIG. 3), which helps to minimize the exposure of the ions to trapped charges⁴⁹.

The fabrication methods described here are commonly used to create a silicon-based ion-trap chip. Microfabricated ion traps can also be made by many different, additional processes not discussed in this Technical Review^{35,38}. Furthermore, fabrication processes have been optimized for specific capabilities, such as extremely high breakdown voltage^{26,86}, or entire shielding of dielectric sidewalls⁷⁶. 3D quadrupole traps have also been fabricated with new techniques that allow large ion-electrode distances (hence low motional heating rate) for a lower trap drive voltage than surface ion traps^{29,87}. The use of a transparent material, indium tin oxide (ITO), as the electrode layer allowed detection of fluorescence emitted from ions with a photodetector underneath the electrode on the backside of the trap chip⁸⁸. A selection of microfabricated ion traps, which includes both surface and 3D quadrupole traps, is shown in FIG. 3.

To integrate various on-chip features, post- or pre-processing steps can be added to the fabrication

Plasma-enhanced chemical vapour deposition

A method of depositing materials through chemical reaction of ionized gases.

Breakdown

The point at which two electrically isolated electrodes become shorted because of a large voltage, often damaging the electrodes in the process.

Sputtering

A method of depositing a variety of materials onto a surface using accelerated ions striking a target of the desired material.

Evaporation

A method of depositing metals onto a surface by evaporating a metal and allowing the resulting flux to coat the surface.

Reactive ion etching

Also known as plasma etching, a method that uses a plasma to directionally etch a material.

CCWs

Current-carrying wires are ion-trap-specific structures that are designed to use currents to generate magnetic fields.

Damascene process

A fabrication process in which a pattern is etched that is subsequently filled (such as with copper). It is then planarized using a chemical mechanical polish. The dual damascene process combines pattern and vertical connections into one fabrication process.

flow of the basic ion-trap structures described previously. As an example of post-processing, a vertical slot penetrating the silicon substrate can be fabricated by a conventional deep silicon etching process at the end of ion-trap fabrication. This hole can be used to load neutral atoms⁸⁹ or to provide increased optical access⁹⁰. For the integration of optical or electrical devices, the ion trap is fabricated on top of pre-processed wafers where the integrated feature has already been fabricated. This inevitably introduces restrictions on the processes and materials used, so these concerns should be addressed to ensure cross-compatibility between fabrications. For ion traps that use multiple integrated technologies, compatibility between processes can be an extremely difficult problem to solve and is likely to become a strong focus of the ion-trap community.

Advanced on-chip features

As ion-trap geometries become more complex, either for quantum simulation or scalable quantum computation purposes, supporting systems are often required to sit within the footprint of the ion-trap device¹⁹. Examples include integrating optical and electrical devices used in experiments into the microchip. These approaches can also contribute to the miniaturization of precise measurement devices such as atomic clocks and mass spectrometers, combined with efforts to miniaturize vacuum chambers^{24,34}. This section mainly discusses research into chip-level integration of advanced features. Several of the processes for advanced feature integration use fabrication methods or materials that are not covered in

this Technical Review. Readers are invited to see the referenced material to learn about the extensive and varied processes as required.

Embedded gate schemes. Several schemes for implementing quantum logic gates between qubits rely on magnetic field gradients, either static^{91,92} or oscillating^{93,94}. Three methods have been used to create the gradient: permanent magnets, placed near the trap to produce a static gradient at the ion position^{92,95–97}; in-plane current-carrying wires (CCWs), fabricated as part of the electrode layer, which allow the creation of both static and oscillating magnetic field gradients^{72,98–100}; and sub-surface CCWs, fabricated below the electrode and ground plane layers¹⁰¹.

Permanent magnets are commonly used for the static gradient scheme, achieving gradients of up to 36 T m^{-1} (REF.⁹⁷). Scaling up to large systems may prove difficult due to the need for a careful, manual alignment of the ion trap to the magnets.

In-plane CCWs have been shown to provide oscillating gradients of up to 54.8 T m^{-1} (REF.⁷³). In this scheme, the trap geometry must be altered to accommodate the CCWs, and the power dissipation must be considered. The power dissipation could be reduced by using thicker layers, to decrease resistance, but the skin depth of the oscillating field in the electrodes may quickly limit this, depending on the transition required and electrode material.

Sub-surface CCWs, situated beneath the ion trap, do not impinge on the electrode design and can be used for both static and oscillating gradients. For the latter, the field is likely to be attenuated owing to shielding induced by currents in the ion-trap electrodes and ground plane layers. One such device¹⁰¹ used Cu wires $127 \mu\text{m}$ thick, fixed to an aluminium nitride chip carrier and mounted $285 \mu\text{m}$ below the trap surface. A gradient of 16 T m^{-1} was achieved by using a current of 8.4 A .

Larger gradients could be achieved with sub-surface CCWs by reducing the wire-to-ion distance. It has been suggested¹⁹ that the CCWs could be embedded into the substrate surface, using the dual damascene process, and the ion trap fabricated directly above the wires. By embedding the CCWs into the substrate, not only is the trap-to-wire distance decreased, but thermal sinking is improved. Thus, greater current, and higher gradients, should be feasible¹⁹. Our group has already demonstrated the application of a current of 11 A (corresponding to a current density of 10^6 A cm^{-2}) to an ion microchip, which should result in a magnetic field gradient of $>185 \text{ T m}^{-1}$ at an ion height of $125 \mu\text{m}$. At an ion height of $40 \mu\text{m}$, this method is expected to produce a gradient in excess of $1,000 \text{ T m}^{-1}$ or conversely obtain $\sim 185 \text{ T m}^{-1}$ with much lower current required ($\sim 3 \text{ A}$).

Although a relatively new technology for ion traps, CCWs are commonplace in the atom-trapping community, where large, steep magnetic fields are used to trap neutral systems^{102–105}. The currents and wire dimensions used for atom trapping are similar to those required by trapped-ion gate schemes, and therefore much of what has been learned in the atom-trapping field may also be applicable.





Fig. 2 | X-junction electrode geometry. The geometry is optimized at the junction centre (inset image) to reduce the ratio of the motional heating, \tilde{n} , to the spectral voltage noise, S_{V_N} , which is expressed as the quantity \tilde{n}/S_{V_N} (red line) to normalize against material- and electronics-dependent noise. This ratio provides a measure of the gradient in the pseudopotential and local secular frequency, both of which determine the motional heating during ion transport⁶². The blue shaded line shows the RF pseudopotential along the transport direction. The trap potential is calculated for a ^{40}Ca ion with $V = 91 V_{\text{rms}}$ and $\Omega = 2\pi \times 58.55 \text{ MHz}$. Adapted from REF.⁶⁴, CC BY 3.0.

Box 4 | Efforts to deal with heating rates

Despite many successful implementations of surface traps, miniaturizing the ion-trap structure has also created a number of side effects, one being the ‘anomalous heating’ of the trapped ions²¹. This is thought to be induced by electric field noise from the surface of the trap electrodes. The electric field noise can couple to the ion motion when the frequency is near the motional frequency of the ion. This in turn leads to an increase in the phonon number, which is detrimental to the implementation of quantum logic operations. Many efforts have been made to investigate this heating, both theoretically^{166,167} and experimentally^{168–173}. One method of reducing the heating rate is to increase the distance, d , between the ions and the electrode surface, since it has been experimentally shown that the heating rate scales approximately as d^{-4} (REFS^{169,174,175}). However, given that the maximum voltage that can be applied to a trap chip is limited by current semiconductor technologies, an increased distance inevitably leads to a shallower trap depth, so there is a limit to how much d can be increased. Another method to reduce the heating rate is by cooling the ion trap to cryogenic temperatures, as demonstrated in REF.¹⁶⁹. This approach can reduce the heating rate by two orders of magnitude^{48,169,176}. Other approaches use in-situ cleaning of the chip surface^{77,177}. Since hydrocarbon-based contaminants adsorbed on the electrode surface during the bake-out process are suspected to be a major source of the electrical noise that induces anomalous heating¹⁷⁸, removal of these contaminants after bake-out can also reduce the heating rate by two orders of magnitude. Owing to these efforts, extremely low heating rates of ions have been reported⁸¹. More work is under way to better understand the source of anomalous heating^{179–184}.

The figure summarizes the heating rates in microfabricated ion traps as a function of ion–electrode distance. The measurement results of heating rates are expressed as noise spectral density with a fit line demonstrating a heating-rate scaling of $d^{-3.79}$ (REF.¹⁷⁵). The heating rates measured in a cryogenic environment (open points) are noticeably lower than those in room-temperature systems (filled points). The red and blue arrows indicate the changes made in the same experimental setup by in-situ surface cleaning and cryogenic cooling, respectively. The lower panel shows the temperature dependence of the heating rate, showing significant gains from room temperature to cryogenic temperatures. Duke, Duke University; GTRI, Georgia Tech Research Institute; LL, Lincoln Laboratory, MIT; Michigan, Michigan State University; MIT, Massachusetts Institute of Technology; NIST, National Institute of Standards and Technology; NPL, National Physics Laboratory; Oxford, University of Oxford; Siegen, University of Siegen; Sussex, University of Sussex; UCB, University of California, Berkeley; UIBK, University of Innsbruck. Lower panel reprinted with permission from REF.¹⁷⁶, APS.



Optical components. For many trapped-ion technologies, addressing and state readout of ions is required using optical techniques on an individual ion basis. It is sometimes beneficial that such optical components are

integrated into the device, to increase the fidelity of addressing and readout operations.

Optical fibres have many uses in trapped-ion experiments for both addressing and readout operations.




Fig. 3 | Ion-trap chips. A | Conventional fabrication process flow for a surface ion-trap chip. **Aa** | Forming a ground plane and an insulating layer (D1) that isolates the ground plane (M1) and the substrate (Sub). **Ab** | Deposition of a thick (micrometre-scale) dielectric layer (D2). **Ac** | Forming a metal layer (M2) on the dielectric. **Ad** | Etching of the metal layer (M2) to define the electrode patterns. **Ae** | Subsequent etching of the thick dielectric layer (D2). **Af** | Isotropic etching of the dielectric pillars from the sidewalls to reduce the area of dielectric sidewalls exposed to the ion. **B** | Images of various ion traps. **Ba** | Microfabricated 3D quadrupole trap. National Physics Laboratory. **Bb** | Low dielectric exposure. Seoul National University. **Bc** | 2D array on a chip featuring a high breakdown voltage. University of Sussex. **Bd** | Large metal structures. National Institute of Standards and Technology. **Be** | Through silicon via (TSV) in an ion trap. GTRI/Honeywell. **Bf** | High optical access. Sandia National Laboratory⁶¹. **Bg** | Ion trap fabricated in a CMOS foundry. Massachusetts Institute of Technology. **Bh** | New fabrication method for thick metal/dielectric layers. Physikalisch-Technische Bundesanstalt. Part **Ba** adapted from REF.²⁹, Springer Nature Limited. Part **Bb** adapted with permission from REF.⁷⁶, IEEE. Part **Bc** adapted from REF.⁶, Springer Nature Limited. Part **Bd** adapted with permission from REF.¹⁴⁶, AIP Publishing. Part **Be** adapted with permission from REF.⁸³, AIP Publishing. Part **Bf** adapted with permission from REF.⁴², © National Technology and Engineering Solutions of Sandia, LLC. Part **Bg** adapted with permission from REF.³², APS. Part **Bh** adapted with permission from REF.⁸⁴ CC BY 3.0.

The typical structure of a fibre, however, is not naturally suited to an ion-trapping experiment, as an exposed dielectric near the ion can disturb the trapping field. By integrating an optical access hole, the dielectric can be shielded by the ion trap itself, allowing fibres to be brought close to the ion^{70,90,106}.

To address multiple ions, integrating optical waveguides into the ion trap is a promising way forward. A multi-ion addressing technique has been demonstrated^{107,108} that uses integrated silicon nitride waveguides and grating couplers to address individual ions, with a total optical system loss of 33 dB. Using integrated waveguides¹⁰⁹, light of multiple wavelengths

was delivered to a trapped ion. This demonstration was combined with packaging methods that allowed a direct optical fibre attachment to the waveguides. Through these methods, a single-qubit gate with a $^{88}\text{Sr}^+$ ion was performed with 99% fidelity¹⁰⁸ and, more recently, two-qubit gates with $^{40}\text{Ca}^+$ were demonstrated¹¹⁰. Another approach for the scalable laser addressing is to adjust beam paths with electrically controlled devices. Controlled beam steering with MEMS mirrors has been demonstrated¹¹¹, but this technology has yet to be integrated into a trap.

Integrating mirrors into the ion-trap surface can allow more photons from the ion to be collected, by

Collection efficiency

The percentage of collected photons that have been emitted by an object.

Numerical aperture

A value that characterizes the solid angle over which a sensor or light source is exposed to an object, in this case an ion. This is a dimensionless quantity.

Die

A cut-out piece of a larger, fabricated wafer. For integrated circuits, a die is typically packaged in epoxy afterwards, making the circuits incompatible with ultra-high-vacuum environments.

reflecting otherwise lost photons. In REF.¹¹² micro-mirrors were integrated into a surface ion trap, enhancing photon collection of $^{40}\text{Ca}^+$ ion by 90%, which resulted in a collection efficiency of 14% (numerical aperture of 0.69). The experiment in REF.¹¹³ used integrated diffractive mirrors to produce a 4.1(6)% coupling of the fluorescence from a $^{174}\text{Yb}^+$ ion into a single mode fibre, which nearly tripled the bulk optics efficiency. Integrated mirrors can also be used to create cavities on chip, for instance to facilitate atom–light coupling for photonic interconnects. Towards this endeavour, ion traps have been fabricated on top of high-finesse optical mirrors to create a cavity^{114,115}. However, more development is needed before strong coupling, already demonstrated macroscopically¹¹⁶, can be achieved in such a microfabricated device.

Standard ion-trapping detection uses large collection optics, which help to counteract the effect of being outside the vacuum system and hence further from the ion¹¹⁷. By integrating a detector into the actual trap chip, the detector–ion distance decreases, which could help in capturing more photons with appropriate optics in place. Studies have suggested^{19,118} using integrated single-photon avalanche diodes (SPADs) for light detection. A transparent trap made of ITO with an integrated photodetector featured a collection efficiency approaching 50%⁸⁸. Another work³¹ showed UV-sensitive superconducting nanowire single-photon detectors (SNSPD) made of MoSi, integrated into a microfabricated ion trap. This device demonstrated a detector fidelity of 76(4)% at a wavelength of 315 nm with a background count rate below 1 count per second. The trapping field decreased the system detection efficiency by 9%, but did not increase background count rates. Being a superconducting device, however, the stringent requirement for low operating temperature (3.2 K) introduces additional challenges, depending on the application. The use of SPADs, however, only requires temperatures of 70 K to achieve a performance similar to that of a photomultiplier tube¹⁹.

Passive components. Capacitors, resistors and inductors are a key part of any ion-trapping experiment in filtering, resonators and general electronics^{24,85,119,120}. Bringing these devices on-chip can have many benefits, from increased density of components to reduced noise because of the proximity to the device.

One method for high-density integration of passive components takes advantage of advanced CMOS facilities by incorporating a CMOS die. One example of this³³ integrated a 12-channel, bare-die RC filter array (35 k Ω , 220 pF) onto a printed circuit board. To attach the die, a standard low-outgassing silver epoxy was used, and channels were connected using wirebonds. Although not integrated on chip, the attachment methods are similar to those used by industry on silicon dies; hence, dies could be integrated on an ion trap if required. Using methods available at modern CMOS facilities³² and careful calibration, one could realistically fabricate resistive temperature probes in the trap. Conversely, a resistive strip could act as a local heater for use in cryogenic systems to prevent gas molecules freezing out on the trap during cool down⁸¹.

Capacitors can be fabricated into the trap with two metal planes separated by a dielectric. Trench capacitors take advantage of an increased surface area by etching vertically into silicon using well-established processes. This allows a substantial increase in the capacitance per unit area. For ion traps, this was achieved in REF.⁸⁵ where trench capacitors were integrated into the trap, which allowed 1 nF to be achieved in a 100 μm square. This was 30 times higher than the capacitance allowed in the same area when using a conventional, planar, fabrication process. A capacitive divider is a common method for measuring the large RF voltage applied to the ion trap⁸⁶. Such a component could be integrated into the device itself using the methods discussed previously.

To create the low-noise, high-voltage RF trapping field, a helical resonator is commonly used^{120,121}. This component relies on the ability to impedance-match using inductors. Efforts have been made to reduce the bulky nature of the device to a more manageable size^{122,123}, but integration is yet to be achieved. Microfabricated inductors¹²⁴ could be one route forward. For future devices, microfabricated inductors could also be used to replace the standard low-pass filter⁸⁵ with more advanced filters, such as a band-stop filter, to remove noise on d.c. electrodes.

Active components. In analogy with Rent's rule¹²⁵, it was suggested that for quantum computation, the scaling of interconnections and control lines with the number of qubits would become a major bottleneck¹²⁶. This connectivity problem naturally led to the introduction of active components into the vacuum system³³, or even into the ion trap³². One of the key requirements for ion trapping is that all integrated components must be UHV-compatible¹²⁷. This often eliminates the use of packaged electronics, making bare die a UHV-compatible alternative. Packaged components can sometimes be used when operating at cryogenic temperatures. In REF.³³, two 40-channel DACs (AD5370) were introduced into a UHV environment. For this experiment, the AD5370 was not sourced in bare-die form, but instead a standard, packaged, AD5370 was used and then decapsulated using nitric and sulfuric acids¹²⁸. The assembly is as discussed in the next section. This is a new method to overcome the low supply of bare-die products, but it is likely that future devices using this technology would already be in bare-die form, hence suitable for UHV.

In REF.³², a custom, CMOS DAC was integrated into an ion trap. The custom DAC was designed for the CMHV7SF 180 nm node from Global Foundries. Key to this node is the ability to allow for higher voltages (20 V span) compared with a typical <5 V span, thus allowing the implementation of an amplifier for voltages more suited for ion trapping. A switching device was also included to disconnect the ion trap from the DAC when not updating, hence reducing noise when disconnected. Since the electrode acts as a capacitor with low leakage current, the switch can disconnect the DAC while the electrode holds a voltage. The ion trap on top was also fabricated as part of the CMOS process, similar to that used in REF.³⁰. A common concern with semiconductor

Ball-grid array

A method that uses raised metal balls/bumps to attach a die to a circuit.

devices is the ‘freeze-out’ at low temperatures, where the energy required to overcome a bandgap becomes too large. However, the previously mentioned device was operated at cryogenic (4 K) temperatures³². More complicated devices, such as a field programmable gate array (FPGA), have also been shown to work at such temperatures¹²⁹.

Stacked wafer technology. It has been proposed that backside connections to the ion trap will be required for a large-scale quantum computer to connect to its supporting systems⁸³. This has been expanded¹⁹ to use the wafer stacking of different components, such as DACs, detectors and cooling. These proposals require the introduction of through-substrate-via technology, often known as through-silicon vias (TSVs). These technologies have been demonstrated in ion traps by connecting an ion trap through a backside ball-grid array and TSVs⁸³. In this work⁸³, the ion-trap die was attached using a ball-bonding method, which uses a programmed gold ball bonder to leave individual short, gold studs on an interposer. A localized eutectic bond was then used to connect the interposer to the back of the device. For wafer-scale bonding, issues occur with high stress (due to the device size) reducing the connection quality¹³⁰. On a wafer scale, the studs are commonly microfabricated, as opposed to using a ball bonder¹³¹. Eutectic bonding is also not the only option for wafer-scale attaches; many other commonly used methods exist^{132,133}.

It has been suggested¹⁹ that the microchannel cooling could be implemented as part of the stacked wafer proposal. This could also be used in other architectures, either for power dissipation or to reduce heating rates. Although they have yet to be introduced into ion traps, microchannel coolers have started to emerge for room-temperature devices capable of removing $>300 \text{ W cm}^{-2}$ (REF. 134). A microchannel cooler using liquid nitrogen was capable of removing $1,000 \text{ W cm}^{-2}$ (REF. 135), helped considerably by an order-of-magnitude increase in thermal conductivity of silicon at $\sim 70 \text{ K}$ (REF. 136). Difficulties with this design may emerge from the heat flow between the stacked wafer levels, and work is still required to develop heat-flow mechanisms between the wafers.

Outlook

Much progress has been made in the past 10 years on the development of complex microfabricated ion traps. Although the creation of custom potentials through simulations is well understood, unanswered questions still remain in terms of the integration of advanced technologies. A summary of the requirements for many different advanced ion traps is illustrated in FIG. 4. With most of these technologies having already been individually demonstrated in trapped-ion experiments, the microfabricated ion trap is expected to become a fundamental component for many quantum technologies.

Commercial realization of quantum technologies requires the large-scale fabrication of devices, with high reliability and yields. Many of the proposed technologies discussed in this Technical Review will require CMOS devices integrated into the ion trap. However,

unlike the standard operation environment of CMOS, ion traps are often required to work at cryogenic temperatures. Whereas the development of cryogenic control electronics is also a priority for superconducting qubit platforms¹³⁷ and solid-state qubits¹³⁸, temperature requirements for ion-trap devices are much less stringent, only requiring operation at 70 K, or possibly 4 K where high cooling powers are available. Cryogenic CMOS integration of a DAC has recently been demonstrated³² that already has the capability to be mass-produced. Although commercialized SNSPDs are relatively uncommon, SPADs are becoming increasingly widespread, with high demand from the driverless car market. SNSPDs may prove simpler to integrate, as they can be fabricated as part of the ion trap; however, they have to be operated at superconducting temperatures. Waveguide-on-chip technology is a developing field with many applications across the spectrum of quantum technologies. As a result, several fabrication facilities have appeared in the past few years that can offer some of the commercial capabilities required for the optical components discussed. Further development is still needed in this field to create optical components with greater suitability for blue and near-UV wavelengths and to introduce such components to an industrial-scale process. Wafer stacking and TSVs, while nascent technologies, are becoming prevalent in many different modern devices, such as high-bandwidth memory¹³⁹, and are well-understood processes¹⁴⁰. Cooling requirements will become increasingly important considerations when integrating different technologies. Microchannel coolers provide a promising path towards managing the potential thermal requirements, but they have yet to reach the market.

Although fabrication and assembly industries allow individual aspects of an ion trap to be demonstrated, combining these technologies will be essential for creating more advanced ion traps. Separating the technologies on a wafer-by-wafer level may prove prudent in reducing risks of compatibility, but introduces new issues with inter-wafer connectivity for large devices and heat flow. Although integrating electronics can reduce some of the noise, thanks to the proximity of the supporting electronics and hence less ‘pick-up’, it can introduce new noise spectra owing to the integration of active components. This can be mitigated by additional filtering and noise manipulation to move the noise spectrum to frequencies that do not affect the ion. Some of the optical technologies discussed in this Technical Review will perform optimally only at certain wavelengths. Integrating many of these optical components could therefore require multi-species schemes to take advantage of these technologies^{141–145}. With a wide variety of technologies being simultaneously integrated, unforeseen consequences are likely, so full integration will remain a tremendous engineering challenge.

Conclusion

Trapped ions constitute an extremely powerful system to realize and control quantum phenomena such as entanglement and superposition, showcasing




Fig. 4 | Advanced on-chip technology in an ion trap. Not all features are necessarily required, and their inclusion depends on the intended application. **a** | Oscillating-gradient current-carrying wires (CCWs). **b** | Backside loading. **c** | Transparent indium tin oxide (ITO) electrode. **d** | Static-gradient CCWs. **e** | Si_3N_4 waveguide and grating for individual optical addressing. **f** | Integrated photon detector. **g** | Trench capacitors. **h** | Through-silicon vias (TSVs). **i** | Microchannel cooling. **j** | Integrated electronics. Part **a** adapted from REF.⁹⁹, Springer Nature Limited. Part **b** adapted from REF.⁶⁴, CC BY 3.0. Part **c** adapted with permission from REF.⁸⁸, AIP Publishing. Part **d** adapted from REF.¹⁹, CC BY 4.0. Part **e** adapted from REF.¹⁰⁸, CC BY 4.0. Part **f** adapted with permission from REF.³¹, OSA. Parts **g** and **h** adapted with permission from REF.⁸³, AIP Publishing. Part **i** adapted with permission from REF.¹³⁴, IEEE. Part **j** adapted with permission from REF.³², APS.

unmatched fidelities and coherence times. The emergence of ion microchips allows us to incorporate the advantages of modern microfabrication and microprocessor advances into this system, giving rise to a fully

scalable hardware platform for a wide range of quantum technologies.

Published online 27 May 2020

1. Paul, W. Electromagnetic traps for charged and neutral particles. *Rev. Mod. Phys.* **62**, 531–540 (1990).
2. Dehmelt, H. Experiments with an isolated subatomic particle at rest (Nobel Lecture). *Angew. Chem. Int. Ed. Engl.* **29**, 734–738 (1990).
3. Wineland, D. J. & Itano, W. M. Laser cooling of atoms. *Phys. Rev. A* **20**, 1521–1540 (1979).
4. Bollinger, J. J., Heizen, D. J., Itano, W. M., Gilbert, S. L. & Wineland, D. J. A 303-MHz frequency standard based on trapped Be⁺ ions. *IEEE Trans. Instrum. Meas.* **40**, 126–128 (1991).
5. Wang, Y. et al. Single-qubit quantum memory exceeding ten-minute coherence time. *Nat. Photonics* **11**, 646–650 (2017).
6. Ludlow, A. D., Boyd, M. M., Ye, J., Peik, E. & Schmidt, P. O. Optical atomic clocks. *Rev. Mod. Phys.* **87**, 637–701 (2015).
7. Baumgart, I., Cai, J.-M., Retzker, A., Plenio, M. B. & Wunderlich, C. Ultrasensitive magnetometer using a single atom. *Phys. Rev. Lett.* **116**, 240801 (2016).
8. Porras, D. & Cirac, J. I. Effective quantum spin systems with trapped ions. *Phys. Rev. Lett.* **92**, 207901 (2004).
9. Blatt, R. & Roos, C. F. Quantum simulations with trapped ions. *Nat. Phys.* **8**, 277–284 (2012).
10. Schneider, C., Porras, D. & Schaetz, T. Experimental quantum simulations of many-body physics with trapped ions. *Rep. Prog. Phys.* **75**, 024401 (2012).
11. Bohnet, J. G. et al. Quantum spin dynamics and entanglement generation with hundreds of trapped ions. *Science* **352**, 1297–1301 (2016).
12. Dawson, P. H. *Quadrupole Mass Spectrometry and Its Applications*, 1st edn (Elsevier, 1976).
13. Blain, M. G. et al. Towards the hand-held mass spectrometer: design considerations, simulation, and fabrication of micrometer-scaled cylindrical ion traps. *Int. J. Mass. Spectrom.* **236**, 91–104 (2004).
14. Pau, S. et al. Microfabricated quadrupole ion trap for mass spectrometer applications. *Phys. Rev. Lett.* **96**, 2–5 (2006).
15. Cirac, J. I. & Zoller, P. Quantum computations with cold trapped ions. *Phys. Rev. Lett.* **74**, 4091–4094 (1995).
16. Bermudez, A. et al. Assessing the progress of trapped-ion processors towards fault-tolerant quantum computation. *Phys. Rev. X* **7**, 1–41 (2017).
17. Kiełpinski, D., Monroe, C. & Wineland, D. J. Architecture for a large-scale ion-trap quantum computer. *Nature* **417**, 709–711 (2002).
18. Monroe, C. & Kim, J. Scaling the ion trap quantum processor. *Science* **339**, 1164–1169 (2013).
19. Lekitsch, B. et al. Blueprint for a microwave trapped ion quantum computer. *Sci. Adv.* **3**, e1601540 (2017).
20. Rowe, M. A. et al. Transport of quantum states and separation of ions in a dual RF ion trap. *Quantum Inf. Comput.* **1**, 15 (2002).
21. Turchette, Q. A. et al. Heating of trapped ions from the quantum ground state. *Phys. Rev. A* **61**, 8 (2000).
22. Stick, D. et al. Ion trap in a semiconductor chip. *Nat. Phys.* **2**, 36–39 (2006).
23. Seidelin, S. et al. Microfabricated surface-electrode ion trap for scalable quantum information processing. *Phys. Rev. Lett.* **96**, 1–5 (2006).
24. Wilpers, G., See, P., Gill, P. & Sinclair, A. G. A compact UHV package for microfabricated ion-trap arrays with direct electronic air-side access. *Appl. Phys. B* **111**, 21–28 (2013).
25. Schwindt, P. D. D. et al. A highly miniaturized vacuum package for a trapped ion atomic clock. *Rev. Sci. Instrum.* **87**, 053112 (2016).
26. Sterling, R. C. et al. Fabrication and operation of a two-dimensional ion-trap lattice on a high-voltage microchip. *Nat. Commun.* **5**, 3637 (2014).
27. Mielenz, M. et al. Arrays of individually controlled ions suitable for two-dimensional quantum simulations. *Nat. Commun.* **7**, 1–9 (2016).
28. Chiaverini, J. et al. Surface-electrode architecture for ion-trap quantum information processing. *Quantum Info. Comput.* **5**, 419–439 (2005).
29. Wilpers, G., See, P., Gill, P. & Sinclair, A. G. A monolithic array of three-dimensional ion traps fabricated with conventional semiconductor technology. *Nat. Nanotechnol.* **7**, 572–576 (2012).
30. Mehta, K. K. et al. Ion traps fabricated in a CMOS foundry. *Appl. Phys. Lett.* **105**, 044103 (2014).
31. Slichter, D. H. et al. UV-sensitive superconducting nanowire single photon detectors for integration in an ion trap. *Opt. Express* **25**, 8705 (2017).
32. Stuart, J. et al. Chip-integrated voltage sources for control of trapped ions. *Phys. Rev. Appl.* **11**, 024010 (2019).
33. Guise, N. D. et al. In-vacuum active electronics for microfabricated ion traps. *Rev. Sci. Instrum.* **85**, 063101 (2014).
34. Brown, K. R., Kim, J. & Monroe, C. Co-designing a scalable quantum computer with trapped atomic ions. *NPJ Quantum Inf.* **2**, 16034 (2016).
35. Hughes, M. D., Lekitsch, B., Broersma, J. A. & Hensinger, W. K. Microfabricated ion traps. *Contemp. Phys.* **52**, 505–529 (2011).
36. Amini, J. M., Britton, J., Leibfried, D. & Wineland, D. J. in *Atomic Chips* (eds Reichel, J. & Vuletic, V) ch. 13 (Wiley, 2011); <https://doi.org/10.1002/9783527633357.ch13>.
37. Mount, E. et al. Scalable digital hardware for a trapped ion quantum computer. *Quantum Inf. Process.* **15**, 5281–5298 (2016).
38. Dan Cho, D. I., Hong, S., Lee, M. & Kim, T. A review of silicon microfabricated ion traps for quantum information processing. *Micro Nano Syst. Lett.* **3**, 31–34 (2015).
39. Eltony, A. M. et al. Technologies for trapped-ion quantum information systems. *Quantum Inf. Process.* **15**, 5351–5383 (2016).
40. Bruzewicz, C. D., Chiaverini, J., McConnell, R. & Sage, J. M. Trapped-ion quantum computing: progress and challenges. *Appl. Phys. Rev.* **6**, 021314 (2019).
41. Allcock, D. T. C. et al. Implementation of a symmetric surface-electrode ion trap with field compensation using a modulated Raman effect. *New J. Phys.* **12**, 053026 (2010).
42. Maunz, P. L. W. *High Optical Access Trap 2.0* (Sandia National Laboratories, 2016); https://prod.sandia.gov/sand_doc/2016/1607936r.pdf (2016).
43. House, M. G. Analytic model for electrostatic fields in surface-electrode ion traps. *Phys. Rev. A* **78**, 1–8 (2008).
44. Wesenberg, J. H. Electrostatics of surface-electrode ion traps. *Phys. Rev. A* **78**, 063410 (2008).
45. Schmied, R. Electrostatics of gapped and finite surface electrodes. *New J. Phys.* **12**, 023038 (2010).
46. Pearson, C. E. et al. Experimental investigation of planar ion traps. *Phys. Rev. A* **73**, 032307 (2005).
47. Nizamani, A. H. & Hensinger, W. K. Optimum electrode configurations for fast ion separation in microfabricated surface ion traps. *Appl. Phys. B* **106**, 327–338 (2012).
48. Labaziewicz, J. et al. Suppression of heating rates in cryogenic surface-electrode ion traps. *Phys. Rev. Lett.* **100**, 1–4 (2008).
49. Stick, D. et al. Demonstration of a microfabricated surface electrode ion trap. Preprint at <https://arxiv.org/abs/1008.0990v2> (2010).
50. Bowler, R. et al. Coherent diabatic ion transport and separation in a multizone trap array. *Phys. Rev. Lett.* **109**, 1–4 (2012).
51. Walther, A. et al. Controlling fast transport of cold trapped ions. *Phys. Rev. Lett.* **109**, 080501 (2012).
52. Kaufmann, H., Ruster, T., Schmiegelow, C. T., Schmidt-Kaler, F. & Poschinger, U. G. Dynamics and control of fast ion crystal splitting in segmented Paul traps. *New J. Phys.* **16**, 073012 (2014).
53. Ruster, T. et al. Experimental realization of fast ion separation in segmented Paul traps. *Phys. Rev. A* **90**, 033410 (2014).
54. Kaufmann, P., Gloger, T. F., Kaufmann, D., Johanning, M. & Wunderlich, C. High-fidelity preservation of quantum information during trapped-ion transport. *Phys. Rev. Lett.* **120**, 010501 (2018).
55. Reichle, R. et al. Transport dynamics of single ions in segmented microstructured Paul trap arrays. *Fortschr. Phys.* **54**, 666–685 (2006).
56. Hucul, D. et al. On the transport of atomic ions in linear and multidimensional ion trap arrays. *Quantum Inf. Comput.* **6–7**, 501–578 (2007).
57. Fürst, H. A. et al. Controlling the transport of an ion: classical and quantum mechanical solutions. *New J. Phys.* **16**, 075007 (2014).
58. Hensinger, W. K. et al. T-junction ion trap array for two-dimensional ion shuttling, storage, and manipulation. *Appl. Phys. Lett.* **88**, 034101 (2006).
59. Leibrandt, D. R. et al. Demonstration of a scalable, multiplexed ion trap for quantum information processing. *Quantum Inf. Comput.* **9**, 901–919 (2009).
60. Amini, J. M. et al. Toward scalable ion traps for quantum information processing. *New J. Phys.* **12**, 033031 (2010).
61. Moehring, D. L. et al. Design, fabrication and experimental demonstration of junction surface ion traps. *New J. Phys.* **13**, 075018 (2011).
62. Blakestad, R. B. et al. High fidelity transport of trapped-ion qubits through an X-junction trap array. *Phys. Rev. Lett.* **102**, 153002 (2009).
63. Shu, G. et al. Heating rates and ion-motion control in a Y-junction surface-electrode trap. *Phys. Rev. A* **89**, 062308 (2014).
64. Wright, K. et al. Reliable transport through a microfabricated X-junction surface-electrode ion trap. *New J. Phys.* **15**, 033004 (2013).
65. Mokhberi, A., Schmied, R. & Willitsch, S. Optimised surface-electrode ion-trap junctions for experiments with cold molecular ions. *New J. Phys.* **19**, 043023 (2017).
66. Blakestad, R. B. et al. Near-ground-state transport of trapped-ion qubits through a multidimensional array. *Phys. Rev. A* **84**, 1–14 (2011).
67. Schmied, R., Wesenberg, J. H. & Leibfried, D. Optimal surface-electrode trap lattices for quantum simulation with trapped ions. *Phys. Rev. Lett.* **102**, 2–5 (2009).
68. Habelberg, F., Kiefer, P., Wittermer, M., Warring, U. & Schaetz, T. Interference in a prototype of a two-dimensional ion trap array quantum simulator. *Phys. Rev. Lett.* **123**, 100504 (2019).
69. Krauth, F. N., Alonso, J. & Home, J. P. Optimal electrode geometries for 2-dimensional ion arrays with bi-layer ion traps. *J. Phys. B* **48**, 015001 (2015).
70. VanDevender, A. P., Colombe, Y., Amini, J., Leibfried, D. & Wineland, D. J. Efficient fiber optic detection of trapped ion fluorescence. *Phys. Rev. Lett.* **105**, 1–4 (2010).
71. Singer, K. et al. Colloquium: trapped ions as quantum bits — essential numerical tools. *Rev. Mod. Phys.* **82**, 2609–2632 (2009).
72. Allcock, D. T. C. et al. A microfabricated ion trap with integrated microwave circuitry. *Appl. Phys. Lett.* **102**, 033031 (2013).
73. Hahn, H. et al. Multilayer ion trap with three-dimensional microwave circuitry for scalable quantum logic applications. *Appl. Phys. B* **125**, 154 (2019).
74. Harlander, M., Brownnutt, M., Hansel, W. & Blatt, R. Trapped-ion probing of light-induced charging effects on dielectrics. *New J. Phys.* **12**, 093035 (2010).
75. Wang, S. X. et al. Laser-induced charging of microfabricated ion traps. *J. Appl. Phys.* **110**, 104901 (2011).
76. Hong, S. et al. A new microfabrication method for ion-trap chips that reduces exposure of dielectric surfaces to trapped ions. *J. Microelectromech. S.* **27**, 28–30 (2018).
77. Hite, D. A. et al. 100-fold reduction of electric-field noise in an ion trap cleaned with in situ argon-ion-beam bombardment. *Phys. Rev. Lett.* **109**, 1–5 (2012).
78. Hite, D. A. et al. Surface science for improved ion traps. *MRS Bull.* **38**, 826–833 (2013).
79. Lin, K. Y., Low, G. H. & Chuang, I. L. Effects of electrode surface roughness on motional heating of trapped ions. *Phys. Rev. A* **94**, 1–11 (2016).
80. Sterling, R. C. *Ytterbium Ion Trapping and Microfabrication of Ion Trap Arrays*. PhD thesis, Univ. Sussex (2011).
81. Niedermayr, M. et al. Cryogenic surface ion trap based on intrinsic silicon. *New J. Phys.* **16**, 113068 (2014).
82. Krupka, J. et al. Measurements of permittivity, dielectric loss tangent, and resistivity of float-zone silicon at microwave frequencies. *IEEE Trans. Microw. Theory Tech.* **54**, 3995–4001 (2006).
83. Guise, N. D. et al. Ball-grid array architecture for microfabricated ion traps. *J. Appl. Phys.* **117**, 174901 (2015).
84. Bautista-Salvador, A. et al. Multilayer ion trap technology for scalable quantum computing and quantum simulation. *New J. Phys.* **21**, 043011 (2019).
85. Allcock, D. T. C. et al. Heating rate and electrode charging measurements in a scalable, microfabricated, surface-electrode ion trap. *Appl. Phys. B* **107**, 913–919 (2012).
86. Sterling, R. C., Hughes, M. D., Mellor, C. J. & Hensinger, W. K. Increased surface flashover voltage in microfabricated devices. *Appl. Phys. Lett.* **103**, 143504 (2013).
87. Ragg, S., Decaroli, C., Lutz, T. & Home, J. P. Segmented ion-trap fabrication using high precision stacked wafers. *Rev. Sci. Instrum.* **90**, 103203 (2019).
88. Eltony, A. M., Wang, S. X., Akselrod, G. M., Herskind, P. F. & Chuang, I. L. Transparent ion trap with integrated photodetector. *Appl. Phys. Lett.* **102**, 4–7 (2013).
89. Doret, S. C. et al. Controlling trapping potentials and stray electric fields in a microfabricated ion trap through design and compensation. *New J. Phys.* **14**, 073012 (2012).
90. Brady, G. R. et al. Integration of fluorescence collection optics with a microfabricated surface electrode ion trap. *Appl. Phys. B* **103**, 801–808 (2011).

91. Mintert, F. & Wunderlich, C. Ion-trap quantum logic using long-wavelength radiation. *Phys. Rev. Lett.* **87**, 257904 (2001).
92. Weidt, S. et al. Trapped-ion quantum logic with global radiation fields. *Phys. Rev. Lett.* **117**, 1–6 (2016).
93. Ospelkaus, C. et al. Microwave quantum logic gates for trapped ions. *Nature* **476**, 181–184 (2011).
94. Hartly, T. P. et al. High-fidelity trapped-ion quantum logic using near-field microwaves. *Phys. Rev. Lett.* **117**, 1–6 (2016).
95. Khromova, A. et al. Designer spin pseudomolecule implemented with trapped ions in a magnetic gradient. *Phys. Rev. Lett.* **108**, 1–5 (2012).
96. Lake, K. et al. Generation of spin–motion entanglement in a trapped ion using long-wavelength radiation. *Phys. Rev. A* **91**, 012319 (2015).
97. Kawai, Y., Shimizu, K., Noguchi, A., Urabe, S. & Tanaka, U. Surface-electrode trap with an integrated permanent magnet for generating a magnetic-field gradient at trapped ions. *J. Phys. B At. Mol. Opt. Phys.* **50**, 025501 (2017).
98. Wang, S. X., Labaziewicz, J., Ge, Y., Shewmon, R. & Chuang, I. L. Individual addressing of ions using magnetic field gradients in a surface-electrode ion trap. *Appl. Phys. Lett.* **94**, 094103 (2009).
99. Carsjens, M., Kohnen, M., Dubielzig, T. & Ospelkaus, C. Surface-electrode Paul trap with optimized near-field microwave control. *Appl. Phys. B* **114**, 243–250 (2014).
100. Srinivas, R. et al. Trapped-ion spin–motion coupling with microwaves and a near-motional oscillating magnetic field gradient. *Phys. Rev. Lett.* **122**, 163201 (2019).
101. Welzel, J., Stopp, F. & Schmidt-Kaler, F. Spin and motion dynamics with zigzag ion crystals in transverse magnetic gradients. *J. Phys. B* **52**, 025301 (2019).
102. Drndić, M., Johnson, K. S., Thywissen, J. H., Prentiss, M. & Westervelt, R. M. Micro-electromagnets for atom manipulation. *Appl. Phys. Lett.* **72**, 2906–2908 (1998).
103. Folman, R. et al. Controlling cold atoms using nanofabricated surfaces: atom chips. *Phys. Rev. Lett.* **84**, 4749–4752 (2000).
104. Hänsel, W., Hommelhoff, P., Hänsch, T. W. & Reichel, J. Bose–Einstein condensation on a microelectronic chip. *Nature* **413**, 498–501 (2001).
105. Folman, R., Krüger, P., Schmiedmayer, J., Denschlag, J. & Henkel, C. Microscopic atom optics: from wires to an atom chip. *Adv. At. Mol. Opt. Phys.* **48**, 263–356 (2002).
106. Kim, T. H., Herskind, P. F. & Chuang, I. L. Surface-electrode ion trap with integrated light source. *Appl. Phys. Lett.* **98**, 1–4 (2011).
107. Mehta, K. K. et al. Integrated optical addressing of an ion qubit. *Nat. Nanotechnol.* **11**, 1066–1070 (2016).
108. Mehta, K. K. & Ram, R. J. Precise and diffraction-limited waveguide-to-free-space focusing gratings. *Sci. Rep.* **7**, 1–8 (2017).
109. Niffenegger, R. J. et al. Integrated optical control and enhanced coherence of ion qubits via multi-wavelength photonics. Preprint at <https://arXiv.org/abs/2001.05052v1> (2020).
110. Mehta, K. K. et al. Integrated optical multi-ion quantum logic. Preprint at <https://arXiv.org/abs/2002.02258v1> (2020).
111. Crain, S., Mount, E., Baek, S. & Kim, J. Individual addressing of trapped $^{171}\text{Yb}^+$ ion qubits using a microelectromechanical systems-based beam steering system. *Appl. Phys. Lett.* **105**, 1–5 (2014).
112. Merrill, J. T. et al. Demonstration of integrated microscale optics in surface-electrode ion traps. *New J. Phys.* **13**, 103005 (2011).
113. Ghadimi, M. et al. Scalable ion–photon quantum interface based on integrated diffractive mirrors. *NPJ Quantum Inf.* **3**, 4 (2017).
114. Herskind, P. F. et al. Microfabricated surface ion trap on a high-finesse optical mirror. *Opt. Lett.* **36**, 3045 (2011).
115. Van Rynbach, A., Maunz, P. & Kim, J. An integrated mirror and surface ion trap with a tunable trap location. *Appl. Phys. Lett.* **109**, 221108 (2016).
116. Takahashi, H., Kassa, E., Christoforou, C. & Keller, M. Strong coupling of a single ion to an optical cavity. *Phys. Rev. Lett.* **124**, 013602 (2020).
117. Crain, S. et al. High-speed low-crosstalk detection of a $^{171}\text{Yb}^+$ qubit using superconducting nanowire single photon detectors. *Commun. Phys.* **2**, 97 (2019).
118. Kielpinski, D., Volin, C., Streed, E. W., Lenzini, F. & Lobino, M. Integrated optics architecture for trapped-ion quantum information processing. *Quantum Inf. Process.* **15**, 5315–5338 (2016).
119. Bowler, R., Warring, U., Britton, J. W., Sawyer, B. C. & Amini, J. Arbitrary waveform generator for quantum information processing with trapped ions. *Rev. Sci. Instrum.* **84**, 033108 (2013).
120. Johnson, K. G. et al. Active stabilization of ion trap radiofrequency potentials. *Rev. Sci. Instrum.* **87**, 053110 (2016).
121. Siverns, J. D., Simkins, L. R., Weidt, S. & Hensinger, W. K. On the application of radio frequency voltages to ion traps via helical resonators. *Appl. Phys. B* **107**, 921–934 (2012).
122. Gandolfi, D., Niedermayr, M., Kumph, M., Brownutt, M. & Blatt, R. Compact radio-frequency resonator for cryogenic ion traps. *Rev. Sci. Instrum.* **83**, 084705 (2012).
123. Detti, A., De Pas, M., Duca, L., Perego, E. & Sias, C. A compact radiofrequency drive based on interdependent resonant circuits for precise control of ion traps. *Rev. Sci. Instrum.* **90**, 023201 (2019).
124. Daniel, L., Sullivan, C. R. & Sanders, S. R. Design of microfabricated inductors. *IEEE Trans. Power Electron.* **14**, 709–723 (1999).
125. Landman, B. S. & Russo, R. L. On a pin versus block relationship for partitions of logic graphs. *IEEE Trans. Comput. C* **20**, 1469–1479 (1971).
126. Franke, D. P., Clarke, J. S., Vandersypen, L. M. K. & Veldhorst, M. Rent’s rule and extensibility in quantum computing. *Microprocess. Microsyst.* **67**, 1–7 (2019).
127. Coyne, D. LIGO vacuum compatible materials list. *LIGO Doc. E960050-v1.3*, 1–15 (2014).
128. Murali, S. & Srikanth, N. Acid decapsulation of epoxy molded IC. *IEEE Trans. Electron. Packag. Manuf.* **29**, 179–183 (2006).
129. Conway Lamb, I. D. et al. A FPGA-based instrumentation platform for use at deep cryogenic temperatures. *Rev. Sci. Instrum.* **87**, 1–8 (2016).
130. Li, J., Mattila, T. & Vuorinen, V. in *Handbook of Silicon Based MEMS Materials and Technologies* 2nd edition, 744–763 (Elsevier, 2015).
131. Reinert, W., Kulkarni, A., Vuorinen, V. & Merz, P. in *Handbook of Silicon Based MEMS Materials and Technologies* 2nd edition, 626–639 (Elsevier, 2015).
132. Henttinen, K. & Suni, T. in *Handbook of Silicon Based MEMS Materials and Technologies* 2nd edition, 591–598 (Elsevier, 2015).
133. Lapadatu, A. C. & Jakobsen, H. in *Handbook of Silicon Based MEMS Materials and Technologies* 2nd edition, 599–610 (Elsevier, 2015).
134. Colgan, E. G. et al. A practical implementation of silicon microchannel coolers for high power chips. *IEEE Trans. Compon. Packag. Technol.* **30**, 218–225 (2007).
135. Riddle, R. A. & Bernhardt, A. F. The microchannel heatsink with liquid nitrogen cooling. *High Heat Flux Eng.* **1739**, 51–59 (1993).
136. Glassbrenner, C. J. & Slack, G. A. Thermal conductivity of silicon and germanium from 3°K to the melting point. *Phys. Rev.* **134**, A1058 (1964).
137. Sebastiano, F. et al. Cryogenic CMOS interfaces for quantum devices. In *7th IEEE International Workshop on Advances in Sensors Interfaces (IWASI)*, 59–62 (IEEE, 2017).
138. Pauka, S. J. et al. A cryogenic interface for controlling many qubits. Preprint at <https://arXiv.org/abs/1912.01299> (2019).
139. Jun, H. et al. HBM (high bandwidth memory) DRAM technology and architecture. In *IEEE 9th International Memory Workshop (IMW)* 2–5, (IEEE, 2017).
140. Dixit, P. & Henttinen, K. Via technologies for MEMS. In *Handbook of Silicon Based MEMS Materials and Technologies* 2nd edition, 694–712 (Elsevier, 2015).
141. Tan, T. R. et al. Multi-element logic gates for trapped-ion qubits. *Nature* **528**, 380–383 (2015).
142. Inlek, I. V., Crocker, C., Lichtman, M., Sosnova, K. & Monroe, C. Multispecies trapped-ion node for quantum networking. *Phys. Rev. Lett.* **118**, 1–5 (2017).
143. Muralidharan, S., Santra, S., Jiang, L., Monroe, C. & Malinovsky, V. S. Quantum repeaters based on two-species trapped ions. In *2018 IEEE Photonics Society Summer Topical Meeting Series (SUM)* 109 (IEEE, 2018).
144. Negnevitsky, V. et al. Repeated multi-qubit readout and feedback with a mixed-species trapped-ion register. *Nature* **563**, 527–531 (2018).
145. Bruzewicz, C. D., McConnell, R., Stuart, J., Sage, J. M. & Chiaverini, J. Dual-species, multi-qubit logic primitives for Ca^2Sr^+ trapped-ion crystals. *NPJ Quantum Inf.* **5**, 102 (2019).
146. Arrington, C. L. et al. Micro-fabricated styli ion trap. *Rev. Sci. Instrum.* <https://doi.org/10.1063/1.4817304> (2013).
147. Shaikh, F. A. & Ozakin, A. Stability analysis of ion motion in asymmetric planar ion traps. *J. Appl. Phys.* **112**, 074904 (2012).
148. Sørensen, A. & Mølmer, K. Entanglement and quantum computation with ions in thermal motion. *Phys. Rev. A* **62**, 11 (2000).
149. Leibfried, D., Blatt, R., Monroe, C. & Wineland, D. Quantum dynamics of single trapped ions. *Rev. Mod. Phys.* **75**, 281–324 (2003).
150. Ballance, T. G. et al. A short response time atomic source for trapped ion experiments. *Rev. Sci. Instrum.* **89**, 1–5 (2018).
151. Johanning, M. et al. Resonance-enhanced isotope-selective photoionization of YbI for ion trap loading. *Appl. Phys. B* **103**, 327–338 (2011).
152. Stenholm, S. The semiclassical theory of laser cooling. *Rev. Mod. Phys.* **58**, 699 (1986).
153. Mount, E. et al. Single qubit manipulation in a microfabricated surface electrode ion trap. *New J. Phys.* **15**, 093018 (2013).
154. Neuhauser, W., Hohenstatt, M., Toschek, P. E. & Dehmelt, H. Localized visible Ba^+ mono-ion oscillator. *Phys. Rev. A* **22**, 1137–1140 (1980).
155. Monroe, C., Meehof, D. M., King, B. E., Itano, W. M. & Wineland, D. J. Demonstration of a fundamental quantum logic gate. *Phys. Rev. Lett.* **75**, 4714–4717 (1995).
156. Prestage, J. D., Dick, G. J. & Maleki, L. New ion trap for frequency standard applications. *J. Appl. Phys.* **66**, 1013–1017 (1989).
157. Raizen, M. G., Gilligan, J. M., Bergquist, J. C., Itano, W. M. & Wineland, D. J. Ionic crystals in a linear Paul trap. *Phys. Rev. A* **45**, 6493–6501 (1992).
158. Berkeland, D. J., Miller, J. D., Bergquist, J. C., Itano, W. M. & Wineland, D. J. Minimization of ion micromotion in a Paul trap. *J. Appl. Phys.* **83**, 5025–5033 (1998).
159. Schmidt-Kaler, F. et al. Realization of the Cirac–Zoller controlled-NOT quantum gate. *Nature* **422**, 408–411 (2003).
160. Monz, T. et al. 14-qubit entanglement: creation and coherence. *Phys. Rev. Lett.* **106**, 1–4 (2011).
161. Debnath, S. et al. Demonstration of a small programmable quantum computer with atomic qubits. *Nature* **536**, 63–66 (2016).
162. Friis, N. et al. Observation of entangled states of a fully controlled 20-qubit system. *Phys. Rev. X* **8**, 021012 (2018).
163. Wineland, D. J. et al. Experimental issues in coherent quantum-state manipulation of trapped atomic ions. *J. Res. Natl Inst. Stand. Technol.* **103**, 1689–1699 (1998).
164. Cirac, J. I. & Zoller, P. A scalable quantum computer with ions in an array of microtraps. *Nature* **404**, 579–581 (2000).
165. Madsen, M. J., Hensinger, W. K., Stick, D., Rabchuk, J. & Monroe, N. Planar ion trap geometry for microfabrication. *Appl. Phys. B* **78**, 639–651 (2004).
166. Dubessy, R., Coudreau, T. & Guidoni, L. Electric field noise above surfaces: a model for heating-rate scaling law in ion traps. *Phys. Rev. A* **80**, 1–4 (2009).
167. Safavi-Naini, A., Rabl, P., Weck, P. F. & Sadeghpour, H. R. Microscopic model of electric-field-noise heating in ion traps. *Phys. Rev. A* **84**, 1–7 (2011).
168. DeVoe, R. G. & Kurtsiefer, C. Experimental study of anomalous heating and trap instabilities in a microscopic Ba^{+137} ion trap. *Phys. Rev. A* **65**, 8 (2002).
169. Deslauriers, L. et al. Scaling and suppression of anomalous heating in ion traps. *Phys. Rev. Lett.* **97**, 1–4 (2006).
170. Brownutt, M., Kumph, M., Rabl, P. & Blatt, R. Ion-trap measurements of electric-field noise near surfaces. *Rev. Mod. Phys.* **87**, 1419 (2015).
171. Kumph, M., Henkel, C., Rabl, P., Brownutt, M. & Blatt, R. Electric-field noise above a thin dielectric layer on metal electrodes. *New J. Phys.* **18**, 023200 (2016).
172. Wang, S. X. et al. Superconducting microfabricated ion traps. *Appl. Phys. Lett.* **97**, 244102 (2010).
173. Grounds, A. *Cryogenic Technologies for Scalable Trapped Ion Quantum Computing*. PhD thesis, Univ. Sussex (2018).
174. Sedlacek, J. A. et al. Distance scaling of electric-field noise in a surface-electrode ion trap. *Phys. Rev. A* **97**, 020302 (2018).
175. Boldin, I. A., Kraft, A. & Wunderlich, C. Measuring anomalous heating in a planar ion trap with variable ion–surface separation. *Phys. Rev. Lett.* **120**, 23201 (2018).

176. Bruzewicz, C. D., Sage, J. M. & Chiaverini, J. Measurement of ion motional heating rates over a range of trap frequencies and temperatures. *Phys. Rev. A* **91**, 1–6 (2015).
177. McConnell, R., Bruzewicz, C., Chiaverini, J. & Sage, J. Reduction of trapped-ion anomalous heating by in situ surface plasma cleaning. *Phys. Rev. A* **92**, 1–5 (2015).
178. Eltony, A. M., Park, H. G., Wang, S. X., Kong, J. & Chuang, I. L. Motional heating in a graphene-coated ion trap. *Nano Lett.* **14**, 5712–5716 (2014).
179. Hite, D. A. et al. Measurements of trapped-ion heating rates with exchangeable surfaces in close proximity. *MRS Adv.* **2**, 2189–2197 (2017).
180. Kim, E. et al. Electric-field noise from carbon-adsorbate diffusion on a Au(110) surface: first-principles calculations and experiments. *Phys. Rev. A* **95**, 1–8 (2017).
181. Sedlacek, J. A. et al. Evidence for multiple mechanisms underlying surface electric-field noise in ion traps. *Phys. Rev. A* **98**, 063430 (2018).
182. Noel, C. et al. Electric-field noise from thermally activated fluctuators in a surface ion trap. *Phys. Rev. A* **99**, 063427 (2019).
183. Ray, K. G., Rubenstein, B. M., Gu, W. & Lordi, V. Van der Waals-corrected density functional study of electric field noise heating in ion traps caused by electrode surface adsorbates. *New J. Phys.* **21**, 053043 (2019).
184. Lakhmanskii, K. et al. Observation of superconductivity and surface noise using a single trapped ion as a field probe. *Phys. Rev. A* **99**, 023405 (2019).

Acknowledgements

This work is supported by the UK Engineering and Physical Sciences Research Council via the EPSRC Hub in Quantum Computing and Simulation (EP/T001062/1), the UK Quantum Technology hub for Networked Quantum Information Technologies (no. EP/M013243/1), the European Commission's Horizon-2020 Flagship on Quantum Technologies Project no. 820314 (MicroQC), the US Army

Research Office under contract no. W911NF-14-2-0106, the Fonds National de la Recherche Luxembourg (National Research Fund) Project Code 11615035 and the University of Sussex.

Author contributions

The authors contributed equally to all aspects of the article.

Competing interests

The authors declare no competing interests.

Peer review information

Nature Reviews Physics thanks Roee Ozeri and the other anonymous reviewers for their contribution to the peer review of this work.

Publisher's note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

© Springer Nature Limited 2020